# FM25040

# 4Kb FRAM Serial Memory

# RAMTRON

#### **Features**

#### 4K bit Ferroelectric Nonvolatile RAM

- Organized as 512 x 8 bits
- High Endurance 10 Billion (10<sup>10</sup>) Read/Writes
- 10 year Data Retention
- NoDelay<sup>TM</sup> Writes
- Advanced high-reliability ferroelectric process

#### Fast Serial Peripheral Interface - SPI

- Up to 1.8 MHz maximum bus frequency
- Direct hardware replacement for EEPROM
- Supports SPI Mode 0 (CPOL=0, CPHA=0)

# **Description**

The FM25040 is a 4-kilobit nonvolatile memory employing an advanced ferroelectric process. A ferroelectric random access memory or FRAM is nonvolatile but operates in other respects as a RAM. It provides reliable data retention for 10 years while eliminating the complexities, overhead, and system level reliability problems caused by EEPROM and other nonvolatile memories.

Unlike serial EEPROMs, the FM25040 performs write operations at bus speed. No write delays are incurred. Data is written to the memory array in the cycle after it has been successfully transferred to the device. The next bus cycle may commence immediately without the need for data polling. In addition the product offers substantial write endurance compared with other nonvolatile memories. The FM25040 is capable of supporting up to  $10^{10}$  read/write cycles -- far more than most systems will require from a serial memory.

These capabilities make the FM25040 ideal for nonvolatile memory applications requiring frequent or rapid writes. Examples range from data collection, where the number of write cycles may be critical, to demanding industrial controls where the long write time of EEPROM can cause data loss.

The FM25040 provides substantial benefits to users of serial EEPROM, in a hardware drop-in replacement. The FM25040 uses the high-speed SPI bus which enhances the high-speed write capability of FRAM technology. Device specifications are guaranteed over an industrial temperature range of -40°C to +85°C.

#### **Sophisticated Write Protection Scheme**

- Hardware Protection
- Software Protection


#### **Low Power Consumption**

• 10 μA Standby Current

#### **Industry Standard Configuration**

- Industrial Temperature -40° C to +85° C
- 8-pin SOIC

# **Pin Configuration**



Pin Names	Function
/CS	Chip Select
/WP	Write Protect
/HOLD	Hold
SCK	Serial Clock
SI	Serial Data Input
SO	Serial Data Output
VDD	Supply Voltage 5V
VSS	Ground

Ordering Information				
FM25040-S	8-pin SOIC			

This product conforms to specifications per the terms of the Ramtron standard warranty. The product has completed Ramtron's internal qualification testing and has reached production status.

www.ramtron.com






Figure 1. Block Diagram

# **Pin Descriptions**

Pin Name	I/O	Description
/CS	Input	Chip Select. This active-low input activates the device. When high, the device enters low-power standby mode, ignores other inputs, and all outputs are tri-stated. When low, the device internally activates the SCK signal. A falling edge on /CS must occur prior to every op-code.
SCK	Input	Serial Clock. All I/O activity is synchronized to the serial clock. Inputs are latched on the rising edge and outputs occur on the falling edge. Because the device is static, the clock frequency may be any value between 0 and 1.8 MHz and may be interrupted at any time.
/HOLD	Input	Hold. The /HOLD pin is used when the host CPU must interrupt a memory operation for another task. When /HOLD is low, the current operation is suspended. The device ignores any transition on SCK or /CS. All transitions on /HOLD must occur while SCK is low.
/WP	Input	Write Protect. This pin prevents all write operations. If low, the part is completely write-protected. If high, write access is determined by the other write protection features. A complete explanation of write protection is provided below. *Note that the function of /WP is different from the FM25160 where it protects the status register only.
SI	Input	Serial Input. All input data is driven to this pin. The pin is sampled on the rising edge of SCK and is ignored at other times. It should always be driven to a valid logic level to meet I <sub>DD</sub> specifications.  * SI may be connected to SO for a single pin data interface.
SO	Output	Serial Output. SO is the data output pin. It is driven actively during a read and remains tristate at all other times including when /HOLD is low. Data transitions are driven on the falling edge of the serial clock.  * SO can be connected to SI for a single pin data interface since the part communicates in half-duplex fashion.
VDD	Supply	Supply Voltage: 5V
VSS	Supply	Ground

#### Overview

The FM25040 is a serial FRAM memory. The memory array is logically organized as 512 x 8 and is accessed using an industry standard Serial Peripheral Interface or SPI bus. Functional operation of the FRAM is similar to serial EEPROMs. The major difference between the FM25040 and a serial EEPROM with the same pin-out relates to its superior write performance.

## **Memory Architecture**

When accessing the FM25040, the user addresses 512 locations each with 8 data bits. These data bits are shifted serially. The addresses are accessed using the SPI protocol, which includes a chip select (to permit multiple devices on the bus), an op-code including the upper address bit, and a word address. The word address consists of the lower 8-addres bits. The complete address of 9-bits specifies each byte address uniquely.

Most functions of the FM25040 are either controlled by the SPI interface, or are handled automatically by on-board circuitry. The access time for memory operation essentially is zero, beyond the time needed for the serial protocol. That is, the memory is read or written at the speed of the SPI bus. Unlike an EEPROM, it is not necessary to poll the device for a ready condition since writes occur at bus speed. That is, by the time a new bus transaction can be shifted into the part, a write operation will be complete. This is explained in more detail in the interface section below.

Users expect several obvious system benefits from the FM25040 due to its fast write cycle and high endurance as compared with EEPROM. However there are less obvious benefits as well. For example in a high noise environment, the fast-write operation is less susceptible to corruption than an EEPROM since it is completed quickly. By contrast, an EEPROM requiring milliseconds to write is vulnerable to noise during much of the cycle.

Note that the FM25040 contains no power management circuits other than a simple internal power-on reset. It is the user's responsibility to ensure that VDD is within data sheet tolerances to prevent incorrect operation.

## Serial Peripheral Interface – SPI Bus

The FM25040 employs a Serial Peripheral Interface (SPI) bus. This high-speed serial bus provides high performance serial communication with a host microcontroller. Many common microcontrollers have hardware SPI ports allowing a direct interface. It is quite simple to emulate the SPI interface using ordinary port pins for microcontrollers that do not. Note that the FM25040 operates in SPI Mode 0 only.

The SPI interface uses a total of four pins; clock, data-in, data-out, and chip select. It is possible to connect the two data lines together. Figure 2 illustrates a typical system configuration using the FM25040 with a microcontroller that offers an SPI port. Figure 3 shows a similar configuration for a microcontroller that has no hardware support for the SPI bus.


#### **Protocol Overview**


The SPI interface is a synchronous serial interface using clock and data lines. It is intended to support multiple devices on the bus. Each device is activated using a chip select. Once chip select is activated by the bus master, the FM25040 will begin monitoring the clock and data lines. The relationship between the falling edge of /CS, the clock and data is dictated by the SPI mode. There are four such modes however the FM25040 supports only mode 0. This mode dictates that the SCK signal must be low when /CS is activated.

The SPI protocol is controlled by op-codes. These op-codes specify the commands to the part. After /CS is activated, the first byte transferred from the bus master is the op-code. Following the op-code, any addresses and data are then transferred. Certain opcodes are commands with no subsequent data transfer. The /CS must go inactive after an operation is complete and before a new op-code can be issued.

Rev. 3.0

Dec. 2004 Page 3 of 12





MOSI : Master Out Slave In MISO : Master In Slave Out SS : Slave Select

Figure 2. System Configuration with SPI port




Figure 3. System Configuration without SPI port

#### **Data Transfer**

All data transfers to and from the FM25040 occur in 8-bit groups. They are synchronized to the clock signal (SCK) and occur most significant bit (MSB) first. Serial inputs are clocked in on the rising edge of SCK. Outputs are driven on the falling edge of SCK.

#### **Command Structure**

There are six commands called op-codes that can be issued by the bus master to the FM25040. They are listed in the table below. These op-codes control the functions performed by the memory. They can be divided into three categories. First, are commands that have no subsequent operands. They perform a single function such as to enable a write operation. Second are commands followed by one byte, either in or out. They operate on the status register Last are commands for memory transactions followed by address and one or more bytes of data.

**Table 1. Op-code Commands** 

Name	Description	Op-code
WREN	Set Write Enable Latch	00000110b
WRDI	Write Disable	00000100b
RDSR	Read Status Register	00000101b
WRSR	Write Status Register	00000001b
READ	Read Memory Data	00000011b
WRITE	Write Memory Data	00000010b

#### WREN - Set Write Enable Latch

The FM25040 will power up with writes disabled. The WREN command must be issued prior to any write operation. Sending the WREN op-code will allow the user to issue subsequent op-codes for write operations. These include writing the status register and writing the memory.

Sending the WREN op-code causes the internal Write Enable Latch to be set. A flag bit in the status register, called WEL, indicates the state of the latch. WEL=1 indicates that writes are permitted. Attempting to write the WEL bit in the status register has no affect. Completing any write operation (rising edge of /CS) will automatically clear the Write Enable Latch and prevent further writes without another WREN command. Figure 4 below illustrates the WREN command bus configuration.

#### WRDI - Write Disable

The WRDI command disables all write activity by clearing the Write Enable Latch. The user can verify that writes are disabled by reading the WEL bit in the status register and verifying that WEL=0. Figure 5 below illustrates the WRDI command bus configuration.




Figure 4. WREN Bus Configuration




Figure 5. WRDI Bus Configuration



#### **RDSR - Read Status Register**

The RDSR command allows the bus master to verify the contents of the Status register. Reading Status provides information about the current state of the write protection features. Following the RDSR opcode, the FM25040 will return one bye with the contents of the Status register. The Status register is described in detail in a later section.

#### WRSR - Write Status Register

The WRSR command allows the user to select certain write protection features by writing a byte to the Status register. Prior to issuing a WRSR command, the /WP pin must be high or inactive. Note that on the FM25040, /WP prevents writing to the Status register and the memory array. Also prior to sending the WRSR command, the user must send a WREN command to enable writes. Note that executing a WRSR command is a write operation and therefore clears the Write Enable Latch. The bus configuration of RDSR and WRSR are shown below.




Figure 6. RDSR Bus Configuration




Figure 7. WRSR Bus Configuration

# **Status Register & Write Protection**

The write protection features of the FM25040 are relatively simple to use. First, a WREN op-code must be issued prior to any write operation. Assuming that writes are enabled using WREN, writes to memory are controlled by the /WP pin and the Status register. When /WP is low, the entire part is write-protected. When /WP is high, the memory protection is subject to the Status register. As described above, writes to the status register are performed using the WRSR command and are subject to the /WP pin. The Status register is organized as follows.

Table 2. Status Register

	Bit	7	6	5	4	3	2	1	0
Ī	Name	0	0	0	0	BP1	BP0	WEL	0

Bits 0 and 4-7 are fixed at 0 and can not be modified. Note that the Ready bit in many EEPROMs is unnecessary as the FRAM writes in real-time and is never busy. The BP1 and BP0 control write protection features. They are nonvolatile! The WEL flag indicates the state of the Write Enable Latch. Writing the WEL bit in the status register has no affect. BP1 and BP0 are memory block write protection bits. They specify portions of memory that are write-protected as shown in the following table.

**Table 3. Block Memory Write Protection** 

BP1	BP0	Protected Address Range
0	0	None
0	1	180h to 1FFh (upper ¼)
1	0	100h to 1FFh (upper ½)
1	1	000h to 1FFh (all)

The BP1 and BP0 bits protect selected portions of the memory array from writes. The /WP pin and Write Enable Latch protect the entire part including the BP bits. The following table summarizes the write protection conditions.

**Table 4. Write Protection** 

WEL	/WP	<b>Protected Blocks</b>	<b>Unprotected Blocks</b>	Status Register
0	X	Protected	Protected	Protected
1	0	Protected	Protected	Protected
1	1	Protected	Unprotected	Unprotected

# **Memory Operation**

The SPI interface, with its relatively high maximum clock frequency, highlights the fast write capability of the FRAM technology. Unlike SPI bus EEPROMs the FM25040 can perform sequential writes at bus speed. No page register is needed and any number of sequential writes may be performed.

## **Write Operation**

All writes to the memory array begin with a WREN op-code. The bus master then issues a WRITE op-code. Part of this op-code includes the upper bit of the memory address. Bit 3 in the op-code corresponds to A8. The next byte is the lower 8-bits of the address A7-A0. In total, the 9-bits specify the address of the first byte of the write operation. Subsequent bytes are data and they are written sequentially. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is written MSB first.

Unlike EEPROMs, any number of bytes can be written sequentially and each byte is written to memory immediately after it is clocked in (after the 8<sup>th</sup> clock). The rising edge of /CS terminates a WRITE op-code operation.

#### **Read Operation**

After the falling edge of /CS, the bus master can issue a READ op-code. Part of this op-code includes the upper bit of the memory address. The next byte is the lower 8-bits of the address. In total, the 9-bits specify the address of the first byte of the read operation. After the op-code is complete, the SI line is ignored. The bus master then issues 8 clocks, with one bit read out for each. Addresses are incremented internally as long as the bus master continues to issue clocks. If the last address of 1FFh is reached, the counter will roll over to 000h. Data is read MSB first. The rising edge of /CS terminates a READ op-code operation.. The bus configuration for read and write operations is shown below.

#### Hold

The /HOLD pin can be used to interrupt a serial operation without aborting it. If the bus master takes the /HOLD pin low while SCK is low, the current operation will pause. Taking the /HOLD pin high while SCK is low will resume an operation. The transitions of /HOLD must occur while SCK is low, but the SCK and I/O pins can toggle during a hold state. However, before removing the HOLD condition, all pins should return to their state prior to the HOLD. A diagram illustrating the HOLD timing is provided in the electrical specifications.

Rev. 3.0 Dec. 2004

Page 7 of 12




Figure 9. Memory Read

Page 8 of 12



# **Electrical Specifications**

**Absolute Maximum Ratings** 

Symbol	Description	Ratings	
$V_{\mathrm{DD}}$	Power Supply Voltage with respect to V <sub>SS</sub>	-1.0V to +7.0V	
$V_{\rm IN}$	Voltage on any pin with respect to V <sub>SS</sub>	-1.0V to +7.0V	
		and $V_{IN} < V_{DD} + 1.0V$	
$T_{STG}$	Storage Temperature	-40°C to $+85$ °C	
$T_{LEAD}$	Lead Temperature (Soldering, 10 seconds)	300° C	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and the functional operation of the device at these or any other conditions above those listed in the operational section of this specification is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

**DC Operating Conditions** ( $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ , VDD = 4.5V to 5.5V unless otherwise specified)

Symbol	Parameter	Min	Тур	Max	Units	Notes
$V_{\mathrm{DD}}$	Main Power Supply	4.5	5.0	5.5	V	
$I_{DD}$	VDD Supply Current					1
	@ SCK = 1.0 MHz		0.9	1.2	mA	
	@ $SCK = 1.8 MHz$		1.6	2.5	mA	
$I_{SB}$	Standby Current		1	10	μΑ	2
$I_{LI}$	Input Leakage Current			10	μΑ	3
$I_{LO}$	Output Leakage Current			10	μΑ	3
$V_{IH}$	Input High Voltage	$0.7 V_{DD}$		$V_{DD} + 0.5$	V	
$V_{\rm IL}$	Input Low Voltage	-0.3		$0.3 V_{DD}$	V	
$V_{OH}$	Output High Voltage	$V_{\rm DD}-0.8$		=	V	
	@ $I_{OH} = -1 \text{ mA}$					
$V_{OL}$	Output Low Voltage	-		0.4	V	
	$@ I_{OL} = 2 \text{ mA}$					
$V_{HYS}$	Input Hysteresis	$0.05~\mathrm{V_{DD}}$		-	V	4

#### **Notes**

- 1. SCK toggling between VDD-0.3V and VSS, other inputs VSS or VDD-0.3V
- 2. SCK = SI = /CS = VDD. All inputs VSS or VDD.
- 3. VIN or VOUT = VSS to VDD
- 4. This parameter is periodically sampled and not 100% tested.

**AC Parameters** ( $T_A = -40$ °C to +85°C, VDD = 4.5V to 5.5V unless otherwise specified)

Symbol	Parameter	Min	Max	Units
$f_{CK}$	SCK Clock Frequency	0	1.8	MHz
$t_{CH}$	Clock High Time	200		ns
$t_{CL}$	Clock Low Time	200		ns
$t_{CSU}$	Chip Select Setup	240		ns
$t_{CSH}$	Chip Select Hold	240		ns
$t_{\mathrm{OD}}$	Output Disable		240	ns
$t_{ODV}$	Output Data Valid		200	ns
$t_{OH}$	Output Hold	0		ns
$t_{\mathrm{D}}$	Deselect Time	240		ns
$t_R$	Data Rise Time		2.0	μS
$t_{\mathrm{F}}$	Data Fall Time		2.0	μS
$t_{\mathrm{H}}$	Data Hold Time	100		ns
$t_{ m SU}$	Data Setup Time	100		ns
$t_{HS}$	/Hold Setup Time	90		ns
t <sub>HH</sub>	/Hold Hold Time	90		ns
$t_{\rm HZ}$	/Hold Low to Hi-Z		100	ns
$t_{LZ}$	/Hold High to Data Active		100	ns

#### **Notes**

1. Rise and fall times measured between 10% and 90% of waveform.

**Capacitance**  $(T_A = 25^{\circ}C, f=1.0 \text{ MHz}, VDD = 5V)$ 

Symbol	Parameter	Max	Units	Notes
Co	Output capacitance (SDA)	8	pF	1
$C_{I}$	Input capacitance	6	pF	1

#### **Notes**


1. This parameter is periodically sampled and not 100% tested.


#### **AC Test Conditions**


Input Pulse Levels 10% and 90% of  $V_{DD}$ 

Input rise and fall times 10 ns
Input and output timing levels VDD\*0.5

## **Equivalent AC Load Circuit**








**Data Retention** (VDD = 4.5V to 5.5V unless otherwise specified)

Parameter	Min	Units	Notes
Data Retention	10	Years	


# **Mechanical Drawing**

# (8-pin SOIC - JEDEC MS-012, Variation AA)



Refer to JEDEC MS-012 for complete dimensions and notes. All dimensions in <u>millimeters</u>.

# **SOIC Package Marking Scheme**



Legend:

XXXX= part number, P= package type

LLLLLL= lot code

RIC=Ramtron Int'l Corp, YY=year, WW=work week

Example: FM25040, Standard SOIC package, Year 2004, Work Week 22

FM25040-S

A40003S

RIC0422